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Abstract-    The coexistence of different cellular system demands reconfigurable mobile terminals. For greater degree of 
application such as Text, graphics, audio and games etc are required to handle by modern handset. These demands can 
be fulfilled by integrating some complementary technologies such as WLAN or Bluetooth, UWB for high bandwidth local 
or personal services and 2G – 3G standards for voice low data rate communication with wide area coverage together in 
same handset. 
The Purpose of this paper is to present four designs of high Frequency, Broadband Frequency divider. The designs are 
viewed for firmness across process variations and high operating frequencies. Both the designs are chosen  to fulfill above 
necessities for this reason here we have selected four design topologies that has less circuit component thereby reducing 
overall power consumption of the circuit. Circuit also designed so that it is not continuous involved in dividing the input 
frequency. Wherever signal is applied it is in action thereby minimizing the overall power consumption. 
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I. INTRODUCTION 
Frequency  dividers  are  useful  in  many  communication  applications  such  as  Frequency  synthesizers,  Timing 
recovery circuits and clock generations. The design of frequency divider is an important factor in performance of 
PLL as it is in feedback path and so locking gets difficult. Basic gates and flip-flops can be used to design frequency 
dividers.  Common  configuration  for  divider  are  static  (without  [1]  and  with  [2]  inductive  packaging, 
Dynamic[3],and  injection  locked  [4]  and  regenerative  frequency  divider[5],[6],[7].Injection-locked  frequency 
dividers employ an oscillator whose center frequency is locked to a harmonic of the incoming signal frequency. The 
input signal is injected through a voltage node of the oscillator. While achieving low-power operation, injection-
locked frequency dividers exhibit a narrow lock-range. Regenerative frequency dividers, first introduced in [3], are 
realized by  placing  a  mixer  and  a low-pass filter  in  a  closed-loop feedback.  A  regenerative  frequency  divider 
exhibits a wider lock range at very high frequencies compared to an injection-locked counterpart, but utilizes many 
passive components in the process. Since frequency dividers are ubiquitous in modern high-speed systems; the 
excessive use of passive components is a disadvantage from overall chip-area and circuit matching considerations.                                  
The purpose of this paper is to design frequency divider that can be applied towards I/Os in which broad frequency 
range, area and power are key points to be considered whereas dynamic and injection locked frequency dividers can 
attain  high  frequency  and  low  power,  They  have  narrow  frequency  range  [3,  4],  static  divider  with  inductive 
packaging [2] also achieve high frequencies but require large inductor area .In this work different architectures are 
investigated. There are four different divider topologies researched: Razavi Frequency divider [8][figure 3],Wang 
Frequency Divider[9][figure 5], static CML frequency divider[10] [figure 7] and Tspc  based dynamic  frequency 
dividers  [11][figure  9].  The  Frequency  dividers  in  this  paper  focus  on  this  points  to  achieve  high  frequency 
performance, Broad frequency range and robustness across process variations. 
The paper starts with Section II that includes a description of all flip-flop-based frequency dividers followed by a 
detailed discussion of operation of each divider design in Section III .Section IV provides comparison of frequency 
divider topologies. Finally, Section V presents concluding remarks. 
   
 II. DIVIDER ARCHITECTURE                                          
This paper uses the flip-flop-based circuit architecture to realize the frequency divider, as shown in Fig 1. This 
architecture is primarily a master-slave flip-flop with a negative feedback. This circuit works by continually toggling 
the output state after every clock cycle. The mechanism effectively causes the output to toggle between one and zero 1221 
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at a rate half that of the input clock. Thus frequency division is achieved. Fig. 2 shows the clock pulses and the 
output from each of the latches explaining the circuit action. The 1/2 frequency divider employs two D latches in a 
master slave configuration with negative feedback. In high speed master-slave configurations speed master-slave 
dividers, in this design we see that slave behaves as the “dual” of the master [Fig. 1(a)] so that they can be both 
driven by a single clock. However, duality requires one of the latches to incorporate PMOS devices in the signal 
path, hence lowering the maximum speed. To avoid this difficulty, as shown in Fig. 1(b), the divider utilizes two 
identical latches that are driven by complementary clocks ck and ckB. In order to minimize the skew between ck and 
ckB, the non inverted phase is delayed by means of a complementary pass gate having devices identical with those 
in the master. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
(b) 
Figure 1 Master-slave Dividers with (a) single clock (b) complementary clocks 
 
 
 
Figure2. Flip-Flop Based Divider operation 
 
III DIVIDER TOPOLOGIES 
A.  Razavi Topology – 
The  first  topology  is  Razavi  topology  [8]  which  is  illustrated  here.  It  consists  of  two  latches  connected  in 
master/slave configuration. Each Flip-flop is triggered by two complementary clock signals Ck & CkB.Two Flip-
Flop work periodically & alternatively between two modes. When input signal ck is at low level one latch is in 
sensing mode (it receives data at its input D & it occupies them into its output Q) while other is in latch mode (it 
keeps the previous output) when input signal ck goes to high level, the Flip-Flop changes there modes of operation. 
This mechanism means that frequency from output signal (Q & QB) can be half that of input (CK & CKB). Fig. 3 
shows the divider circuit. Each latch consists of two sense devices (M1 and M2 in the master and M7 and M8 in the 
slave), a regenerative loop (M3 and M4 in the master and M9and M10 in the slave), two pull-up devices (M5 and 
M6 in the master and M11 and M12 in the slave). When ck is high, M5 and M6 are off and the master is in the sense 
mode, while M11and M12 are on the slave is in the store mode. When ck goes low, the reverse occurs.                                                      
 Note that the circuit uses no stacked or pass transistors. Also, the gate channel capacitance of the PMOS transistors 
hardly affects the critical path because these devices are (velocity) saturated almost for the entire voltage swing at IJECSE,Volume1,Number 3  
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nodes , X1,Y1and X2,Y2 (At maximum speed, these swings are not rail-to-rail.) In contrast with conventional latch 
topologies, the D-latch circuit used in this divider does not disable its input devices when it goes from the sense 
mode to the store mode. While this would pose timing problems in a general digital circuit, 
 
 
 
Figure 3. Razavi Frequency Divider Circuit 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 4 Razavi topology transient simulation waveforms 
It does not prevent the divider from functioning properly. To explain the reason, we make two observations. 
First, since the input devices of each latch are N -type, they can change the state only if one of the inputs goes 
from low to high (and the other from high to low). Secondly, when each latch is in the sense mode, neither of its 
outputs can go from low to high because the PMOS pull-up devices are off. Thus, if, for Example, the master is 1223 
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in the sense mode and the slave in the store mode; the master’s outputs can only go from high to low and hence 
cannot override the state stored in the slave. Shown in Fig. 4 are the divider’s simulated waveforms. When the 
PMOS devices are on, they slightly degrade the logic low level and also provide a current path from Vdd to 
Gnd. Thereby dissipating static power. In sense mode both output of each latch are low one being pulled low by 
input device and other maintaining a low state from previous cycle. 
 
B.  Wang Topology–  
Variation of razavi topology has been proposed by Wang [9] whose schematic diagram is shown in latches fig 
5.fig 6 shows the transient simulation waveform of Wang topology. The difference in configuration with respect 
to razavi is inclusion of Nmos clock transistor in each of two latches (M13 in master & M14 in slave) & 
different layout of Pmos clock transistor. Working of this topology is different from razavi; in this topology the 
operation mode of a flip-flop (sensing or latching) is controlled by couple of switches M13 & M14 rather than 
by a Pmos transistor. The resistance from Pmos transistor is low in sensing mode and high in latching mode. 
Something  which  makes  the  time  constant  smaller  &  signals  that  attacks  the  other  Flip-Flop  higher  in 
comparison to razavi. With this solution this topology can be used for higher frequency operation without 
increasing power consumption. 
.  
 
 
Figure 5. Wang Frequency Divider Circuit 
 
 
 
 
Figure 6.Wang topology transient simulation waveform IJECSE,Volume1,Number 3  
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C.  CML Topology – 
High-speed latches are designed using current-mode logic (CML) circuits. Shown in Fig. 7 is the conventional 
CML latch topology [10] the track and latch modes are determined by the clock signal input to a second 
differential pair, MN5 and MN6. When the signal VCLK is "HIGH", the circuit operates in the tracking mode, 
where the tail current from MN7 flows entirely to the tracking circuit, MN1 and MN2, thereby allowing VOUT 
to track VIN. In the latch-mode, the signal VCLK is held low and the tracking stage is disabled, whereas the 
latch pair is enabled storing the logic state at the output. Similar to CML buffers, a CML latch operates with 
relatively small voltage swings, which is 2VTHN peak-to-peak differential-mode (VTHN is the NMOS threshold 
voltage). This topology eliminates the Pmos clock transistor & uses resistance as load. Due to absence of Pmos 
clock transistor & to the fact that the signal goes to two gates per cycle. This structure is faster than previous 
two topologies. This topology is suitable to work at frequency of various GHz & provides robustness in phase 
noise coming from gnd & supply tracks. Fig8.shows the transient simulation waveform of CML divider. 
 
 
Figure 7. CML Frequency divider Circuit 
 
 
 
Figure 8. CML topology transient simulation waveform 
 
D.  TSPC Topology –  
Tspc divider topology [11] is based on D type Flip-Flop. It was first proposed by Yuan & svensson(1989) & as 
shown in fig 9(a) requires only one single clock phase & contains only nine transistor, owing to small number 
of transistor & small delay from D to ‘out’ the operation frequency can be high. Therefore Tspc divider is 
suitable architecture for a divider as compared to static divider when working at high frequencies. However 
Tspc requires the input clock to have a nearly rail to rail voltage swing in order to achieve high frequency 
operation. Operation of Tspc D-type Flip-flop is as follows and consists of two working nodes: the evaluation 
mode & Hold mode. When clk is high the D type Flip-flop works in evaluation mode if node n1 is high the 
transistor mn2 & mn3 are turned on. Node n2 will be pulled low & output B becomes high. If node n1 is low 
the transistor mn2 is turned off & node n2 which was previously precharged remains high. Thus the state of 1225 
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outB becomes low. Therefore node n1 is transparent to node output outB in evaluation mode. When clk is low 
D type Flip-flop works in hold mode namely precharged mode. Node n2 is precharged to high through Mp3, 
transistors mn3 & mn5 are off the value at outB is held. Fig 9(b) explains the working of divide by two circuits 
which have clk input as output of previous stage & output being feedback to D input. As value of node 1 is 
inverted value of input D when data at node1 is transmitted to outB in evaluation mode. The data at outB 
becomes inverted value of input D. when output node outB is feedback to D outB will toggle its own state after 
two clock cycles. Hence it performs divide by two circuit function. 
 
Figure 9(a). Tspc Divider topology circuit 
 
 
Figure 9(b). Divide-by-2 circuit using Tspc topology 
 
Figure10. Shows the transient simulation waveform of Tspc divider. 
 
 
Figure 10. Tspc topology transient simulation waveform 
 
IV. COMPARISON OF DIVIDER TOPOLOGIES 
 
Table -1 Summary Result 
   
S.n
o 
Parameters  Raza
vi 
Wan
g 
CM
L 
Tspc 
1.  Speed  fast  fast  Ver
y fast 
faster IJECSE,Volume1,Number 3  
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2.  Size  small  small  larg
e 
compact 
3.  Transistor  10  14  7  9 
4.  Bias source  No  No  Yes  No 
5.  Input clock  Full 
swing 
Full 
swing 
Sma
ll swing 
Full 
swing 
6.  Power Dissipation  static  static  stati
c 
No  
7.  Differential clock  Yes  Yes  Yes  No 
8.  Stacked Pmos  No  No  No  Yes 
 
Section IV provides comparison of frequency divider topologies. 
 
V. CONCLUSION 
 
Razavi divider, Wang divider, CML divider and Tspc divider can be used for high frequency division. Maximum 
operating frequency of Wang is superior to 18GHz with supply voltage of 1.8v & 0.25um cmos technology. Razavi 
reaches operating frequency 9GHz for 1.8v supply volt & 0.25um cmos technology. With same supply volt power 
consumption of razavi divider is 10mw & power consumption for Wang is 3.6mw.However power consumption is 
minimum in CML & Tspc topologies in contrast with other topologies. CML & Tspc dividers are most suitable for 
high speed & high frequency operations with reference to Table1. 
 
VI. REFERENCES 
 
 [1] J.-O. Plouchart, J. Kim, H. Recoules, et al., “A power-efficient 33GHz 2:1 static frequency divider in 0.12-µm SOI CMOS,” Proc. IEEE                 
Radio Frequency Integrated Circuits Symp., pp. 329-332, Jun. 2003.  
 [2] H. Knapp, H.-D. Wohlmuth, M. Wurzer, et al., “25GHz Static Frequency Divider and 25Gb/s Multiplexer in 0.12 µm CMOS,” ISSCC Dig.     
Of Tech. Papers, pp. 302-468, Feb.2002.                            
 [3] M. Tie bout, “A 480µW 2GHz ultra low power dual-modulus prescaler in µm standard CMOS,” IEEE International Symposium on Circuits 
and Systems Proceedings, vol. 5, pp. 741-744, May. 2000.  
 [4] J. Lee, B. Razavi, “A 40-GHz Frequency Divider in 0.18-µm CMOS Technology,” Symposium on VLSI Circuits Digest of Technical Papers,     
pp. 259-262, Jun. 2003.  
 [5] R. L. Miller, "Fractional Frequency Generators Utilizing Regenerative Modulation," Proc. IRE, vol. 27, pp. 446-457, June1939. 
 [6] C. W. Helstrom, "Transient Analysis of Regenerative Frequency Dividers," IEEE Trans. Circuit Theory, vol. 12, pp.489-497, Dec. 1965. 
 [7] H. Knapp, T. F. Meister, M. Wurzer, D. Zoschg, K.Aufinger, L. Treitlinger, "A 79 GHz Dynamic Frequency Divider in SiGe Bipolar 
Technology," IEEE ISSCC Tech. Digest, pp.208-209, Feb. 2000. 
 [8 ] B. Razavi, K.F. Lee, R.-H. Yan, “A 13.4-GHz CMOS frequency divider,” ISSCC Dig. Of Tech. Papers, pp. 176-177, Feb.1994. 
 [9] H.M. Wang, “A 1.8V 3mW 16.8GHz Frequency Divider in 0.25µm CMOS,” ISSCC Dig. Of Tech. Papers, pp.196-197, Feb.2000. 
 [10] Z. Gu, A. Thiede, “18GHz low-power CMOS static frequency divider,” Electronics Letters, Vol. 39, No. 20, Oct. 2003.  
 [11] J. Yuan and C. Svensson, “High-speed CMOS circuit technique,” IEEE J. Solid-State Circuits, vol. 24, no. 2, pp. 62–70, 1989. 